# **Computerized Semester Exams by Randomization Order of the Questions with Linear Congruential Generator Methods** (Study Case: Agathos Vocational High School)

Fernaldi Makmur<sup>1)</sup>, Benny Daniawan<sup>2)</sup>, Andri Wijaya<sup>3)</sup>

<sup>1/2</sup>Buddhi Dharma University
 Jl. Imam Bonjol No. 41 Karawaci Ilir, Tangerang, Indonesia
 <sup>1</sup>/<u>fernaldi63@gmail.com</u>
 <sup>2</sup>/<u>b3n2y.miracle@gmail.com</u>
 <sup>3</sup>/hahihubeho8899@gmail.com

#### Article history:

Received 3April 2019; Revised April 2019; Accepted April 2019; Available online April 2019

Keywords:

Computerized Exam Linear Congruential Generator Semester Exam Student's Report User Acceptance Testing

#### Abstract

Taking advantage of computer technology in education will help the semester exams in every school become simpler during the process of the exam and scoring, Agathos Vocational High School use manual exam system. They have to print out test paper, undisciplined students can cheat during exam, mistakes during marking the test, and unorganized archives when filing the student's results. To solving their current problems designed a new system will organize the information electronically in filling the student's grades and making a random order of questions using Linear Congruential Generator (LCG) method. This computerized system will help the teachers prepare the questions and answer, teacher only have three days to input in database. Marking the answers and filling the grade are automatically by system. With using LCG method, every student will get randomized questions based on Student's ID Number, this will reduce the possibility of cheating and the students will not be able to continue filling their answers after the time is over. After implementation the system, it gives a benefit to prepare for the exam from 8 days to 1 day. The system test results is 64% can be accepted by the user.

#### I. INTRODUCTION

The rapid growth of era and also the information technology advances in Indonesia that are needed and used for daily needs have become common thing for humans. As sharing data for business, education and health needs as well as integrated data storage. Furthermore, by being connected to a computer network that is a system consisting of computers and network devices, that work together to achieve the same purpose so the computers can connect to each other and share data in one of the same server network[1]. Education is a process that takes place in life as an effort to balance conditions in oneself with external conditions. This balancing process is a form of survival that is carried out, so that oneself can follow every activity that takes place in life[2]. Developing technology can be implemented into the education sector, so school data can be integrated and minimize human error. The activity of teachers and school staff is faster in accessing and changing some school data as needed.

Vocational educationbuild 8 graduates competencies [3]. Beside that vocational education has three main benefits: (a) for students as self-improvement, increased opportunities for employment, increased opportunities for entrepreneurship, increased income, preparation of further education, self-preparation for society, nation, state, adaptation to change and environment; (b) for the world of industry can obtain high-quality workforce, ease the cost of business, help advance and develop the business; (c) for the society can improve people's welfare, increase national productivity, increase state income, and reduce unemployment. Seeing the benefits of advances in information technology so many educational institutions began to develop their systems, so that the system became integrated using network servers. As well as in the implementation of the National Examination conducted by computer-based by several schools.

Based on information from the Principal, Agathos Vocational School is one of the Vocational High Schools that has two specializations that is Accounting and Multimedia which in the implementation of semester exams still manually have to print semester exam question sheets and it take up for one week, students still continue the semester exams even though the exams time is up so the activity of the teacher is hindered, the possibility of students cheating on the semester exam, the teacher needs more time in correcting the answers, several day overtime work and irregular storage of student grades that slows down the teacher's work process. With the development of information technology, makes Agathos Vocational School wants to improve their system. So Agathos Vocational School no longer needs to prepare for semester exam equipment, students become time discipline, students can not cheat, teachers doesn't need to correct answers by manually because the value directly in database and stores student value data become organized and easily accessed by teachers who need it. To prevent students from cheating during the semester examination, the system formed uses the Linear Congruent Generator (LCG) as a method of randomizing semester exam questions and report card features that can process student academic grades such as: assignments and semester exams to be final grades so they can be used by homerooms to ease the printing of student report cards.

Ν	Title	Abstract	Object	Methods	Results	Conclusion	Keyword
<u>o</u> 1	Modifikasi Metode Linear Congurential Generator untuk Optimalisasi Hasil Acak	Conventional exam implementation is considered to be less effective and efficient because it requires large costs and a long time in its implementation so it needs to be improved by changing the examination system to computerization . In each test execution, it is necessary to pay attention to fraudulent actions by students in the form of cheating and cooperation in exchanging answers. This study aims to provide different random questions to each student using the Linear Congruential Generator (LCG) method. However, the use of the LCG method still has weaknesses where the results of randomization are easy to	Conventiona l exam	Linear Congruentia 1 Generator dan Couple Linear Congruentia 1 Generator	CLCG produces more patterns because the process carried out uses two linear equations and the results form two vectors namely row vectors and column vectors. The randomizatio n pattern system is difficult to predict.	The simulation results show that the Couple Linear Congruential Generator method has a more complicated randomizatio n pattern than the Linear Congruential Generator method. The randomizatio n pattern is influenced by the value and amount of the combination of values given to the variable. In addition, the more variable values are, the more complicated the randomizatio n pattern produced by CLCG.	LCG, CLCG, Pattern, Randomizatio n

#### II. STUDYOF LITERATURE

					1	r	
		guess, so the					
		need to optimize					
		randomization					
		is to use two					
		LCG and the					
		help of the					
		matrix which is					
		the Coupled					
		Linear					
		Congruential					
		Generator					
		(CLCG)					
		method. The					
		modified CLCG					
		method					
		produces better					
		randomization					
		and a more					
		complex pattern					
		compared to the					
		LCG method.					
2	Penerapan	The lack of	Monopoli	Linear	The right	There is no	Education
	Metode Linear	supporting	Game	Congurent	combination	recurrence of	Games, LCG,
	Congurent	media in		Method	of constants	the same	National
	Method (LCM)	introducing			will result in	randomizatio	Heroes
	Dalam	National Hero			randomizatio	n when the	1101005
	Perancangan	Figures made			n of truly	game is	
	dan Pembuatan	people less			random	played.	
	Game Monopoli	familiar with			questions and	played.	
	Edukasi untuk	their own Hero			avoid the		
	Tokoh				occurrence of		
		Figures, for this					
	Pahlawan	reason			repetition of		
	Nasional	appropriate			randomizatio		
		media was			n because it		
		needed in			uses the LCM		
		introducing			method		
		National Hero					
		Figures, one of					
		which was					
		through the					
		Educational					
		Monopoly					
		Game that could					
		provide					
		information					
		about National					
		Heroes. The					
		Linear					
		Congruent					
		Method (LCM)					
		is used to					
1		randomize					
		questions on					
		monopoly					
		games. Based					
		on the results of					
		testing, the					
		Linear					
		Congruent					
		Method (LCM)					
		randomization					
	1	method can be					

3     Design and the Mompoly Education game for National Hero Figures. In this study there was no repetition of the same question when the application was reopened.     Linear     The maximum frequency of congruential <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i> <i>congruential</i>								
3       Design and hero Figures. In this study there was no repetition of the same question when the application was reopened.       Linear       The maximum frequency of congruential <i>Generator into Congruential Generator into FPGA</i> This paper Local Design of LCG       Linear       The maximum frequency of circuit is 309       The maximum frequency of circuit is 400 MHz Kintex       Linear         3       Design and implementation in FPGA       This paper Congruential congruential congruential congruential congruential congruential defined from LCG algorithm proposed by Lehmer.       Linear LCG       The maximum frequency is circuit is 309       The maximum frequency is circuit is 4200 MHz Kintex       The maximum frequency is circuit is 4200 MHz Kintex       Linear LCG         1       Design and LCG algorithm proposed by Lehmer.       Linear LCG       The maximum frequency is circuit is 300 MHz and frequency is circuit are ignored or disconnected. Simulation arrong file blocks of the circuit are ignored or data of maximum speed and area a occupied. Kintex 7 is the frastet schip arrong all it is about 309 MHz and Sparta 6 is slowest one which is only       The maximum speed and area a occupied. Kintex 7 is the frastet schip arrong all it is about 309			implemented in					
3       Design and Hero Figures. In this study there was no repetition of the same question when the application was reopened.       Linear       The maximum frequency of congruential <i>Generator</i> (LCG) and implementation in rPPGA.       Linear       The maximum frequency of clocking sees circuit is design of LCG       The Design of LCG       The maximum frequency of clocking sees clocking sees sees sees sees sees sees sees see			the Monopoly					
3     Design and mylementation s of Linear Congruential Generator into FPGA     This paper expetition of the same question when the application was reopened.     Circuit Design of LCG     Linear Congruential Generator (LCG) and implementation generator (LCG) and implementation generator (LCG) and implementation congruential Generator (LCG) and implementation generator (LCG) and implementation generator (LCG) and implementation congruential generator (LCG) and implementation congruential generator (LCG) and implementation in FPGA.     Linear Congruential congruential generator (LCG) and implementation in FPGA.     The maximum frequency of circuit is 300 MHz kninex 73 MHz (Sintar 6, in =231-1). Kintex 7 is the best chip that applies the LCG design circuit.     LCG, FPCA, Xilinx, Word Generator (LCG) and implementation in FPGA.       4     FPGA     The circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or Timip have been done successfully. Four best Xilinx chips are chosen to gather fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
3     Design and mission of the same question when the application was respended.     Circuit besign of congruential Generator into Generator into Generator into Generator Congruential Generator Congruential Generator Congruential Generator Congruential Generator Congruential Generator Congruential Generator Congruential Generator ClCG and implementation n in FPGA.     Linear Congruential Generator ClCG LCG into the design creation is 309 MHz Kintex 7 is the best chip that applies the LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit as been used to simplify the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx whips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only     Linear Circuit Circuit design     The maximum maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only     Linear Circuit design     The maximum maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309     Linear Circuit design     The maximum maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309     Linear Circuit design     The maximum speed and area cocupied. Kintex 7 is the fastest chip among all it is about 309     Linear Circuit design     The maximum speed and area cocupied. Kintex 7 is the fastest chip								
3     Design and mplementation soft Linear Congruential Generator into PFGA     The application was reopened.     Circuit Design of LCG     Linear Design of LCG     The maximum requescy of the design congruential generator (LCG) and implementation congruential generator (LCG) and implementation n in FPGA.     The maximum requescy of LCG     The maximum requescy of the design circuit is 300 circuit is 300 circuit is 300 circuit is 400 circuit is 400 minimum proposed by Lehmer.     The circuit is 400 circuit is 400 circuit is 400 circuit is 400 circuit is 400 circuit several nets connection among the blocks of the circuit several est connection among the blocks of the circuit several are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the bas accupied. Kintex 7 is the soverstuly.     The circuit are ignored or disconnected. Simulation either behavior or timing have been accupied. Kintex 7 is the sace chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all is about 300 MHz and Spartan 6 is soverstorley.     The circuit are ignored or disconnected. Simulation either behavior or timing have been accupied. Kintex 7 is the fastest chip among all is about 300 MHz and Spartan 6 is soverstorley.     The circuit are circuit are ignored or disconnected. Simulation either behavior or timing have been accupied. Kintex 7 is the store accupied. Kintex 7 is the store accupied. Kintex 7 is the store accupied. Kintex 7 is the faster chosen behavior or timing have b								
3     Design and implementation soft Linear Congruential Generator into FPGA     This paper exposes circuit soggenet integration for the design of LCG and implementation in FPGA.     Circuit Design of LCG     Linear Congruential Generator     The maximum frequency of the design Generator     The maximum frequency of the design for the design the design the design for the design the design								
3     Design and mplementation soft Linear Congruential Generator into FPGA     This paper This paper This paper Congruential Generator into Generator into FPGA     Circuit Design of the design congruential Generator into Congruential Generator into Congruential Generator into Generator into CLCG and implementation in FPGA.     Linear Congruential Generator (LCG) and implementation in FPGA.     The maximum frequency of the design circuit is 3009 MHz (Kintex 7 is the best reduction, CCG circuit design     The maximum frequency of the design circuit is 3009 MHz (Kintex 7 is the best reduction, CCG circuit design     LCG, PBGA, Xilinx, Word LCG, into in FPGA.       Via CG (LCG) and in FPGA.     The circuit is derived from LCG algorithm proposed by Lehrner.     LCG (Corcuit design     The maximum frequency is reduction, CCG circuit design     The design reduction, CCG circuit design     LCG, PBGA, Xilinx, Word LCG, Kintex 7 is the best 7 3 MHz (Kintex 7 is the best chip that applies the LCG design circuit.       Via CG (Corcuit are ignored or disconnection, among the blocks of the circuit are comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all is about 309 MHz and Sparta 6 is slowest one which is only     I linear Circuit Several maximum speed and area occupied. Kintex 7 is the fastest chip among all is about 309 MHz and Sparta 6 is slowest one which is only								
3     Design and mplementation s of Linear Congruential Generator into PPCA     This paper exposes circuit linear Congruential Generator LCG     Circuit Design of LCG     Linear Congruential Generator     The maximum frequency of the design     The maximum frequency of the design     LCG, FPGA, Xilins, Word the design       3     Design and Implementation on in FPGA     This paper exposes circuit (CG) and implementatio n in FPGA, The circuit is derived from LCG algorithm proposed by Lehmer.     Circuit LCG     LCG, the design     The maximum frequency of the design     LCG, The circuit is 309 MHz (Kintex 7, m = 25), and the minimum the best to fight and 6, maximum speed and area occupied, Kintex 7 is the date of maximum speed and area occupied, Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only     Linear Circuit all Generator     The maximum frequency of the design     LCG, The 25, 7, m = 25, 7,								
3     Design and implementation soft linear Congruential Generator into Generator into FPGA     This paper exposes circuit design of LCG     Circuit Design of LCG     Linear Congruential Generator (LCG) and implementatio ongruential generator (LCG) and implementatio n in FPGA. The circuit is derived from LCG algorithm proposed by Lehmer.     The maximum frequency of the design circuit is 309     The maximum frequency of the design circuit is 309     LCG, FPGA, Xilinx, Wood Length       7     MHz (Kinex 7, is the best congruential derived from LCG algorithm proposed by Lehmer.     The circuit is derived from LCG algorithm proposed by Lehmer.     The isonophic the best chip the best chip the total design circuit.       8     Note: Congruential derived from LCG algorithm proposed by Lehmer.     The isonophic the best chip the total design circuit.       9     Congruential derived from LCG algorithm proposed by Lehmer.     The isonophic the best chip the total design circuit.       1     Congruential design circuit.     The isonophic the best chip the total design circuit.       1     Congruential design circuit.     The isonophic design circuit.								
3     Design and implementation s of Linear Congruential Generator into FPGA     This paper exposes circuit bising of LCG     Linear Congruential Generator into FPGA     The maximum frequency of the design circuit is 300 MHz, Kintex 7, m = 255, and the minimum frequency of the design circuit is 300 MHz, Kintex 7, m = 255, and the minimum frequency is 7, m = 255, and the minimum frequency is 7, m = 251, Kintex     LCG, FPGA, The maximum frequency of the design circuit is 300 MHz, Kintex 7, m = 251, Kintex       4     FPGA     CG and implementatio n in FPGA, The circuit is derived from LCG algorithm proposed by Lehmer. Wordlengths reduction etither behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
3     Design and Implementation sof Linear     Circuit Design of LCG     Linear     The maximum frequency of the design congruential Generator     The maximum frequency of the design crout is 309     MHz (Kinex       FPGA     Congruential congruential generator (LCG) and implementatio n in FPGA. The circuit is derived from LCG algorithm proposed by Lehmer.     Congruential congruential congruential generator     The congruential congruential congruential generator     The circuit is 309     MHz (Kinex       7     MHZ     Kinex     The minimum frequency of the design circuit is 309     MHz (Kinex       7     MHZ     Kinex     The minimum frequency of the design     MHz (Kinex       7     MHZ     Kinex     The minimum frequency is derived from LCG algorithm proposed by Lehmer.     Co algorithm proposed by Lehmer.     Co algorithm proposed by Lehmer.       Vordiengths reduction technique has been used to simplify the circuit. Several nets     Simulation either behavior or timing have been done successfully.       8     All of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309     Simulation either behavior or maximum								
3       Design and Implementation s of Linear Congreential Generator into FPGA       This paper exposes circuit lesign of linear Congreential Generator into FPGA       This paper to be seed so linear Congreential Generator into FPGA       The property lesign of linear CG orgurential generator (CG and implementatio n in FPGA, The circuit is derived from LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx A rips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only       The circuit being that apples the connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only       Linear the circuit connection among the blocks of the circuit are ignored or disconnected. Simulation data of maximum       The circuit slowest one which is only       Linear the bet circuit slowest one which is only       The circuit the bet circuit slowest one which is only       Linear the comparison data of maximum       The circuit slowest one								
Implementation s of Linear Congruential Generator into FPCAexposes circuit design of inear congruential generator (LCG) and implementatio n in FPGA. The circuit is derived from LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit Several netsDesign of LCG Congruential generator (LCG) and implementatio n in FPGA. The circuit is derived from LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are cobsen to gather comparison data of maximum speed and area occupied. Kintx A the fastest chip among all it is about 300 MHz and Spartan 6 is slowest one which is onlyDesign of Congruent in the fastest chip among all it is about 300 MHz and Spartan 6 is slowest one which is onlyDesign of Congruent Generator Generator Generator design circuit.Xilinx. Word he design circuit is 309 MHz Kintex Timer 255, and the minimum frequency is T3 MHz (Kintex T3 MHz (Kintex T								
s of Linear Congruential Generator hut PPGA	3							
Congruential Generator into FPCA     linear congruential generator (LCG) and implementatio n in FPGA, The circuit is derived from LCG algorithm proposed by Lehmer.     Generator     the design circuit is 309 MHz (Kinex 7 is the best chip that applies the LCG algorithm proposed by Lehmer.     Reduction, with the simulation       Vordlengths reduction technique has been used to simplify the circuit are ignored or disconnected.     Generator     the design circuit so the best chip that applies the LCG algorithm proposed by Lehmer.     Kintex       Vordlengths reduction technique has been used to simplify the circuit are ignored or disconnected.     The design simplify the circuit so technique has been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only     Here design circuit so the design slowest one which is only								
Generator into       congruential generator (LCG) and implementatio       circuit \$309 MHz (Kintex 7, m = 255), and the minimum proposed by Lehmer.       Kintex 7, m = 255, and the minimum proposed by Lehmer.         LCG algorithm proposed by Lehmer.       LCG circuit design       circuit \$309 MHz (Kintex 7, m = 255), and the minimum proposed by Lehmer.       Kintex         Vordlengths reduction technique has been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected.       Kintex Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spattan 6 is slowest one which is only       Kintex				LCG				
FPGA       generator (LCG) and implementatio n in FPGA. The circuit is derived from LCG algorithm proposed by Lehmer.       MHz (Kintex 7, is the best chip that applies the LCG circuit design       MHz (Kintex 7, m = 255), and the minimum frequency is 73 MHz (Spartan 6, m = 231-1), Kintex 7 is the best chip that applies the LCG design circuit.         Vordlengths reduction technique has been used to simplify the circuit. Several nets connected.       The circuit for the blocks of the circuit are ignored or disconnected.       The circuit. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only       HHz (Kintex 7, m = 255), and the minimum frequency is 73 MHz (Spartan 6, m = 231-1). Kintex 7 is the test chip among all it is about 309					Generator			
(LCG) and implementatio n in FPGA.7, is the best chip that applies the this and the minimum frequency is frequency is multimum frequency is mather (Spartan 6, m = 231-1).LCG algorithm proposed by Lehmer		Generator into	congruential			circuit is 309	circuit is 309	Kintex
implementatiochip thatn in FPGA.chip thatThe circuit ischip thatderived fromdesignLCG algorithmgained for the second for the sec		FPGA	generator			MHz. Kintex	MHz (Kintex	
implementatiochip thatn in FPGA.chip thatThe circuit ischip thatderived fromdesignLCG algorithmgained for the second for the sec						7 is the best		
nin FPGA.     applies the LCG circuit derived from LCG algorithm proposed by Lehmer.     applies the LCG circuit design     frequency is 73 MHz       Lehmer.     wordlengths     - 231-1).       Wordlengths     the best chip that applies       reduction     technique has       been used to     the best chip that applies       connection     among the       blocks of the circuit. Several nets     design circuit.       connection     among the       blocks of the circuit are ignored or disconnected.     simulation       either behavior or timing have been done     successfully.       Four best Xilinx chips     are chosen to gather       comparison data of maximum     are cocupied.       Kintex 7 is the fastest chip among all it is about 309       MHz and Spartan 6 is slowest one which is only						chip that		
The circuit is derived from LCG algorithm proposed by Lehmer.LCG circuit designfrequency is 73 MHzWordlengths reduction technique has been used to simplify the circuit. Several nets connected.frequency is reduction technique has been used to simplify the circuit. Several nets connected.frequency is reduction technique has been used to simplify the circuit. Several nets connected.Omnoamong the blocks of the circuit are ignored or or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all t is about 309 MH+z and Spartan 6 is slowest one which is onlyLCG circuit designMethod blocks of the circuit are ignored or disconnected.frequency is ray of the several netsFour best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied.frequency is ray of the several netsMethod sportan 6 is slowest one which is onlymong all t is about 309frequency is ray of the several nets							minimum	
derived from LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
LCG algorithm proposed by Lehmer. Wordlengths reduction technique has been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
proposed by       = 231-1).         Lehmer.       Wordlengths         reduction       the best chip         technique has       the best chip         been used to       the best chip         simplify the       circuit.         circuit. Several       nets         connection       among the         blocks of the       circuit are         ignored or       disconnected.         Simulation       either behavior         or timing have       been done         successfully.       Four best         Yilinx chips       are chosen to         gather       comparison         data of       maximum         speed and       area occupied.         Kintex 7 is the       fastest chip         among all it is       about 309         MHz and       Spartan 6 is         slowest one       which is only						4001 <u>5</u> 11		
Lehmer.       Kintex 7 is         Wordlengths       the best chip         reduction       that applies         technique has       the LCG         been used to       design circuit.         simplify the       circuit. Several         circuit. Several       nets         connection       among the         blocks of the       circuit are         ignored or       disconnected.         Simulation       either behavior         or timing have       been done         successfully.       Four best         Xilinx chips       are chosen to         gather       comparison         data of       maximum         speed and       area occupied.         Kintex 7 is the       fastest chip         among all it is       about 309         MHz and       Spartan 6 is         slowest one       which is only								
Wordlengths reduction       the best chip that applies         technique has been used to simplify the circuit. Several nets       the LCG design circuit.         among the blocks of the circuit are ignored or disconnected.       blocks of the circuit are ignored or disconnected.         Simulation       either behavior or timing have been done successfully.         Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied.         Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
reduction technique has been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
technique has been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
been used to simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
simplify the circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
circuit. Several nets connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one							design circuit.	
nets         connection         among the         blocks of the         circuit are         ignored or         disconnected.         Simulation         either behavior         or timing have         been done         successfully.         Four best         Xilinx chips         are chosen to         gather         comparison         data of         maximum         speed and         area occupied.         Kintex 7 is the         fastest chip         among all it is         about 309         MHz and         Spartan 6 is         slowest one         which is only								
connection among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one								
among the blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
blocks of the circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
circuit are ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
ignored or disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
disconnected. Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
Simulation either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only			ignored or					
either behavior or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only			disconnected.					
or timing have been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only			Simulation					
been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only			either behavior					
been done successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
successfully. Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only			•					
Four best Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
Xilinx chips are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
are chosen to gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
gather comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
comparison data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
data of maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
maximum speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
speed and area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
area occupied. Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
Kintex 7 is the fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
fastest chip among all it is about 309 MHz and Spartan 6 is slowest one which is only								
among all it is about 309 MHz and Spartan 6 is slowest one which is only								
about 309 MHz and Spartan 6 is slowest one which is only								
MHz and Spartan 6 is slowest one which is only								
Spartan 6 is slowest one which is only								
slowest one which is only								
which is only								
			which is only					
			73 MHz. The					

is sir	ng all of selected			
--------	-----------------------	--	--	--

### III. FRAMEWORK

The following is a description of the framework:




Fig.1 Computerized Semester Exams with LCG Method

In figure. 1 shows the problems exist in the current conditions in Agathos Vocational High School, by observing and interviewing for several days to the user, it can be concluded that Agathos requires a computerized system to solve the problems that have occurred. By using computerized exam and LCG method, it will provide better result.

## IV. METHODS

**Linear Congruential Generator (LCG)** Random numbers resulting from processing computer programs are pseudo random numbers, this is because the generation process uses arithmetic operations. Algorithms or methods have been often used to generate random numbers. Linear Congruential Generator (LCG) method is a method of generating random numbers that are often used in computer programs. LCG uses a linear model to generate random numbers defined by:

 $\begin{array}{ll} Xn = (aXn - 1) + b \mbox{ mod } m \\ \\ Where: \\ Xn &= the \ n-^{th} \ of \ random \ number \\ Xn-1 &= previous \ random \ number \\ a &= multiplier \\ b &= increment \end{array}$ 

#### m = modulus

X0 is the initial key to randomization of a sequence, also called seed.

The initial period of numbers that will be randomized from the Linear Congruential Generator (LCG) method is not greater than the modulus (m), and some cases show that the randomization results does not exceed the modulus (m). This LCG method has the advantage at a speed where only a few bit operations are needed. This Linear Congruential Generator (LCG) method has its own characteristic, that is, there will be a repetition at several randomization times in a certain period if the modulus (m) is greater than the number of numbers to be randomized. The repetition is one of the deficiencies that this method has. One of the characteristics of this method is that there is a repetition in a certain period of time or after randomization, to overcome the repetition, the determination of the LCG constants (a, b and m) determines whether or not random numbers are obtained in the sense of obtaining random numbers as if there was no repetition by doing several tests[5].

#### V. RESULTS

The result of the study by using LCG method was implemented into Agathos Vocational School Systems as in figure below:



Fig. 2 Random question use Linear Congruental Method

In figure.2 show the question which using Linear Congruential Method. Every student after Login by their Student's ID number will get random questions. The last three digits of the student id, will be entered into the LCG randomization method, as explained earlier above. That's automaticly shuffle the number of question on every computer which used by students for exam.

In this stage the method is explained thoroughly in the process of randomizing the sequence. With the example three digit last of Student's ID Number is 7 and the number of questions is 12.

Initiation:  $Xn = (aXn - 1 + b) \mod m$ Declaration: a = 1 b = 5 X0 = 7 m = 12Result:  $X1 = (1 * X0 + 5) \mod 12$   $(1*7+5) \mod 12$  $(7+5) \mod 12$ 

	$12 \mod 12 = 0$	
	$X2 = (1 * X1 + 5) \mod 12$	
	$(1*0+5) \mod 12$	
	$(0+5) \mod 12$	
	$5 \mod 12 = 5$	
	$X3 = (1 * X2 + 5) \mod 12$	
	$(1*5+5) \mod 12$	
	(5+5) mod 12	
	$10 \mod 12 = 10$	
	$X4 = (1 * X3 + 5) \mod 12$	
	$(1*10+5) \mod 12$	
	(10+5) mod 12	
	$15 \mod 12 = 3$	
	$X5 = (1 * X4 + 5) \mod 12$	
	$(1*3+5) \mod 12$	
	(3+5) mod 12	
	$8 \mod 12 = 8$	
	$X6 = (1 * X5 + 5) \mod 12$	
	$(1*8+5) \mod 12$	
	(8+5) mod 12	
	$13 \mod 12 = 1$	
	$X7 = (1 * X6 + 5) \mod 12$	
	$(1*1+5) \mod 12$	
	(1+5) mod 12	
	$6 \mod 12 = 6$	
	$X8 = (1 * X7 + 5) \mod 12$	
	$(1*6+5) \mod 12$	
	(6+5) mod 12	
	$11 \mod 12 = 11$	
	$X9 = (1 * X8 + 5) \mod 12$	
	$(1*11+5) \mod 12$	
	$(11+5) \mod 12$	
	$16 \mod 12 = 4$	
	$X10 = (1 * X9 + 5) \mod 12$	
	$(1*4+5) \mod 12$	
Before	$(4+5) \mod 12$	begin
the	$9 \mod 12 = 9$	
	$X11 = (1 * X10 + 5) \mod 12$	
	$(1*9+5) \mod 12$	
	(9+5) mod 12	
	$14 \mod 12 = 2$	
	$X12 = (1 * X11 + 5) \mod 12$	
	$(1*2+5) \mod 12$	
	$(2+5) \mod 12$	
	$7 \mod 12 = 7$	

examinations, teacher will set the timer. Students must answer before the exam time runs out. After finish system will calculated the grade, and show the result.




Fig. 3 Comparison of Result Charts

In figure. 3 show the comparison currently system need 8 days to prepare and print the question paper, and Plus one day to correction the result. After implemented the new system, it's only need three days to input the question in database, and one day for the exam along with correction of exam result.

## Table I. Comparative Results

No	Previous System	Proposed System
1	Printing takes 8 days and costs per question Ex: 150/question sheets, 15 subjects,67 students, 4 sheets question/subjects 150 x 15 = Rp 2250/student; Rp 2400 x 67 = Rp 150.750 Total expense each semester is : Rp 150.750 x 4 = Rp 603.000	The Input process done in 3 days and Paperless
2	Students still continue semester exams even though the exams time is up	Students fill the questions answer according the set of duration
3	Students have the possibility of cheating	The order of the question is randomized based by Student's ID Number with implementation of Linear Congruential Generator method. So each student will be get a different questions.
4	<ul> <li>8 days for printing question sheets</li> <li>1 day plus overtime work to correct semester exam answer sheets</li> </ul>	<ul> <li>3 days Inputted questions are stored in the database</li> <li>The results of the semester exam are immediately calculated</li> </ul>
5	Students grades are still physically stored	Student grades are stored in the database

## VI. TESTING

Black Box Testingis "The testing software in terms of functional specifications without testing the design and program code"[8].So the Black Box testing method focuses on the functional requirements of the software. System testing is done by observing the output of various inputs. If the system output is in accordance with the design for data variations, then the system is declared good. Black Box testing is not an alternative to white box testing, but is a

complementary approach to finding other errors, besides using the white Box testing method. The result show below Table II.

Scenario Test	System
Students click on the answer confirmation button, but have not chosen an answer	Vec Ugan       Even         Data Simu       Even         NS       191001         NS       Data Hail Ugan         Vacan Anglanz       2216         Tathan Anglanz       2212         State State       Jantah State         Patra Janaban       Antah State         On Grand States       Patra Janaban         On Grand States       Patra Janaban         O Mondard States       Stellers         O Mondard States       Stellers         O Mondard States       Tatage         Mans Janaban       Stellers         O Mondard States       Tatage         Mans Janaban       Stellers         O Mondard States       Tatage         Mans Janaban       Manaban         O M
Scenario Result	System
The system will deny access and show the notification "You have not selected an answer"	Outs Store       193021         New Stere       Outs         New Stere       New Stere

## Table II. Black Box Testing

User Acceptance Test is a test carried out by the user where the user is a staff or employee of an agency that directly interacts with the system and is verified whether the existing function has been running according to its needs or functions[9].

## VII. CONCLUSIONS

Change the exam manual system become computerized, so Agathos Vocational School can save the money up to IDR 603,000 and the work time up to 8 days. The system duration feature makes students become discipline in fillingon semester exams. The system randomizes the order of semester exam questions, so that preventing cheating by students. Correction of exam answers is done automatically so the teachers becomes more effective. Student test results it's saved by electronically in database, so that it does not require a lot of space and searching of results data can be faster. The system test results of 64% can be received by the user, that is majority Agree and Strongly agree with the implemented system.

### REFERENCES

- [1]. Wahana Komputer. Panduan Belajar MySQL Database Server. Jakarta Selatan : Media Kita, 2010.
- [2]. Sukamto, Rosa Ariani and Shalahuddin, Muhamad. Rekayasa Perangkat Lunak Terstruktur dan Berorientasi Objek. Bandung : Informatika, 2015.
- [3]. Marwan, Ady, Suttardi and Ramadhan, Rahmat. Penerapan Metode Linear Congruent Method (LCM) Dalam Perancangan Dan Pembuatan Game Monopoli Edukasi Untuk Tokoh Pahlawan Nasional. Kendari : SemanTIK, 2017. Vol. 3. 2502-8928.
- [4]. **Biantara, I Made Divya, et al.** *Modifikasi Metode Linear Congruential Generator Untuk Optimalisasi Hasil Acak.* Semarang : Seminar Nasional Informatika, 2015. 1979-2328.
- [5]. Futaki, Sofyan Saoqi, Marisa, Fitri and Wijaya, Indra Dharma. Aplikasi Kamus Istilah Kebudayaan Indonesia Berbasis Desktop Menggunakan Metode Fisher-Yates. Malang : JIMP - Jurnal Informatika Merdeka Pasuruan, 2018. Vol. 3. 2503-1945.
- [6]. Perry, William E. Effective Methods for Software Testing. Indiana : Wiley Publishing, 2006.
- [7]. Saroni, Muhammad. Orang Miskin Bukan Orang Bodoh. Yogyakarta : Bahtera Buku, 2011.
- [8]. Winagun, Kuntang. Pendidikan Vokasi Sebagai Pondasi Bangsa Menghadapi Globalisasi. Ponorogo : Jurnal Taman Vokasi, 2017. Vol. 5. 2579-4159.
- [9]. Zulfikar and Hubbul, Walidainy. *Design and Implementations of Linear Congruential Generator into FPGA*. s.l.: International Journal Of Electronics Communication and Computer Engineering, 2014. Vol. 5. 2278-4209.